Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
M
medidor_uv
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
desinfeccion_uv
medidor_uv
Commits
20eee5f7
Commit
20eee5f7
authored
4 years ago
by
Sebastián Fernández
Browse files
Options
Downloads
Patches
Plain Diff
version 1.1 de circuito uv-meter
parent
48507398
No related branches found
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
circuit/uv_meter/uv_meter.kicad_pcb
+1
-1
1 addition, 1 deletion
circuit/uv_meter/uv_meter.kicad_pcb
circuit/uv_meter/uv_meter.pro
+228
-20
228 additions, 20 deletions
circuit/uv_meter/uv_meter.pro
with
229 additions
and
21 deletions
circuit/uv_meter/uv_meter.kicad_pcb
+
1
−
1
View file @
20eee5f7
...
...
@@ -1599,7 +1599,7 @@
)
)
(gr_text "UV-METER\nV1.
0
- 2020/05\nsebfer@fing.edu.uy\n" (at 139.827 98.298) (layer B.Cu)
(gr_text "UV-METER\nV1.
1
- 2020/05\nsebfer@fing.edu.uy\n" (at 139.827 98.298) (layer B.Cu)
(effects (font (size 1.5 1.5) (thickness 0.3)) (justify mirror))
)
(gr_line (start 84 126.492) (end 200 126.5) (layer Edge.Cuts) (width 0.05) (tstamp 5EC05340))
...
...
This diff is collapsed.
Click to expand it.
circuit/uv_meter/uv_meter.pro
+
228
−
20
View file @
20eee5f7
update
=
2
2
/
05
/
2015
07
:
44
:
53
update
=
2
020
May
15
,
Friday
10
:
26
:
04
version
=
1
last_client
=
kicad
[
general
]
version
=
1
RootSch
=
BoardNm
=
[
pcbnew
]
version
=
1
LastNetListRead
=
UseCmpFile
=
1
PadDrill
=
0.600000000000
PadDrillOvalY
=
0.600000000000
PadSizeH
=
1.500000000000
PadSizeV
=
1.500000000000
PcbTextSizeV
=
1.500000000000
PcbTextSizeH
=
1.500000000000
PcbTextThickness
=
0.300000000000
ModuleTextSizeV
=
1.000000000000
ModuleTextSizeH
=
1.000000000000
ModuleTextSizeThickness
=
0.150000000000
SolderMaskClearance
=
0.000000000000
SolderMaskMinWidth
=
0.000000000000
DrawSegmentWidth
=
0.200000000000
BoardOutlineThickness
=
0.100000000000
ModuleOutlineThickness
=
0.150000000000
[
cvpcb
]
version
=
1
NetIExt
=
net
...
...
@@ -31,3 +12,230 @@ NetIExt=net
version
=
1
LibDir
=
[
eeschema
/
libraries
]
[
pcbnew
]
version
=
1
PageLayoutDescrFile
=
LastNetListRead
=
CopperLayerCount
=
2
BoardThickness
=
1.6
AllowMicroVias
=
0
AllowBlindVias
=
0
RequireCourtyardDefinitions
=
0
ProhibitOverlappingCourtyards
=
1
MinTrackWidth
=
0.2
MinViaDiameter
=
0.4
MinViaDrill
=
0.3
MinMicroViaDiameter
=
0.2
MinMicroViaDrill
=
0.09999999999999999
MinHoleToHole
=
0.25
TrackWidth1
=
0.25
TrackWidth2
=
0.5
TrackWidth3
=
0.8
TrackWidth4
=
1
ViaDiameter1
=
0.8
ViaDrill1
=
0.4
dPairWidth1
=
0.2
dPairGap1
=
0.25
dPairViaGap1
=
0.25
SilkLineWidth
=
0.12
SilkTextSizeV
=
1
SilkTextSizeH
=
1
SilkTextSizeThickness
=
0.15
SilkTextItalic
=
0
SilkTextUpright
=
1
CopperLineWidth
=
0.2
CopperTextSizeV
=
1.5
CopperTextSizeH
=
1.5
CopperTextThickness
=
0.3
CopperTextItalic
=
0
CopperTextUpright
=
1
EdgeCutLineWidth
=
0.05
CourtyardLineWidth
=
0.05
OthersLineWidth
=
0.15
OthersTextSizeV
=
1
OthersTextSizeH
=
1
OthersTextSizeThickness
=
0.15
OthersTextItalic
=
0
OthersTextUpright
=
1
SolderMaskClearance
=
0.051
SolderMaskMinWidth
=
0.25
SolderPasteClearance
=
0
SolderPasteRatio
=-
0
[
pcbnew
/
Layer
.
F
.
Cu
]
Name
=
F
.
Cu
Type
=
0
Enabled
=
1
[
pcbnew
/
Layer
.
In1
.
Cu
]
Name
=
In1
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In2
.
Cu
]
Name
=
In2
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In3
.
Cu
]
Name
=
In3
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In4
.
Cu
]
Name
=
In4
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In5
.
Cu
]
Name
=
In5
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In6
.
Cu
]
Name
=
In6
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In7
.
Cu
]
Name
=
In7
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In8
.
Cu
]
Name
=
In8
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In9
.
Cu
]
Name
=
In9
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In10
.
Cu
]
Name
=
In10
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In11
.
Cu
]
Name
=
In11
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In12
.
Cu
]
Name
=
In12
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In13
.
Cu
]
Name
=
In13
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In14
.
Cu
]
Name
=
In14
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In15
.
Cu
]
Name
=
In15
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In16
.
Cu
]
Name
=
In16
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In17
.
Cu
]
Name
=
In17
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In18
.
Cu
]
Name
=
In18
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In19
.
Cu
]
Name
=
In19
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In20
.
Cu
]
Name
=
In20
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In21
.
Cu
]
Name
=
In21
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In22
.
Cu
]
Name
=
In22
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In23
.
Cu
]
Name
=
In23
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In24
.
Cu
]
Name
=
In24
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In25
.
Cu
]
Name
=
In25
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In26
.
Cu
]
Name
=
In26
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In27
.
Cu
]
Name
=
In27
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In28
.
Cu
]
Name
=
In28
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In29
.
Cu
]
Name
=
In29
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
In30
.
Cu
]
Name
=
In30
.
Cu
Type
=
0
Enabled
=
0
[
pcbnew
/
Layer
.
B
.
Cu
]
Name
=
B
.
Cu
Type
=
0
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
Adhes
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
Adhes
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
Paste
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
Paste
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
SilkS
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
SilkS
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
Mask
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
Mask
]
Enabled
=
1
[
pcbnew
/
Layer
.
Dwgs
.
User
]
Enabled
=
1
[
pcbnew
/
Layer
.
Cmts
.
User
]
Enabled
=
1
[
pcbnew
/
Layer
.
Eco1
.
User
]
Enabled
=
1
[
pcbnew
/
Layer
.
Eco2
.
User
]
Enabled
=
1
[
pcbnew
/
Layer
.
Edge
.
Cuts
]
Enabled
=
1
[
pcbnew
/
Layer
.
Margin
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
CrtYd
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
CrtYd
]
Enabled
=
1
[
pcbnew
/
Layer
.
B
.
Fab
]
Enabled
=
1
[
pcbnew
/
Layer
.
F
.
Fab
]
Enabled
=
1
[
pcbnew
/
Layer
.
Rescue
]
Enabled
=
0
[
pcbnew
/
Netclasses
]
[
pcbnew
/
Netclasses
/
Default
]
Name
=
Default
Clearance
=
0.2
TrackWidth
=
0.25
ViaDiameter
=
0.8
ViaDrill
=
0.4
uViaDiameter
=
0.3
uViaDrill
=
0.1
dPairWidth
=
0.2
dPairGap
=
0.25
dPairViaGap
=
0.25
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment